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Abstract
By making use of the notions and the notations from [12], we present
the bounded delays, the absolute inertia and the relative inertia.
1 Bounded Delays
Theorem 1.1 The next system
⋂
ξ∈[t−dr,t−dr+mr]
u (ξ) ≤ x (t) ≤
⋃
ξ∈[t−df ,t−df+mf ]
u (ξ) (1)
where u, x ∈ S and 0 ≤ mr ≤ dr, 0 ≤ mf ≤ df defines a DC if and only if
dr ≥ df −mf , df ≥ dr −mr (2)
Proof The proof consists in showing that (2) implies for any u the existence of
a solution x of (1); any such x satisfies x ∈ SolSC(u). If (2) is not fulfilled, it
is proved that u exists so that (1) has no solutions.
Definition 1.2 The system (1), when (2) is true, is called the bounded de-
lay condition (BDC). u, x are the input, respectively the state (or the output);
mr,mf are the (rising, falling) memories (or thresholds for cancellation) and
dr, df , respectively df − mf , dr − mr are the (rising, falling) upper bounds,
respectively the (rising, falling) lower bounds of the transmission delay for tran-
sitions. We say that the tuple (u,mr, dr,mf , df ) satisfies BDC. We shall also
call bounded delay condition the function Sol
mr,dr,mf ,df
BDC : S → P
∗(S) defined by
Sol
mr,dr,mf ,df
BDC (u) = {x|(u,mr, dr,mf , df ) satisfies BDC}
Definition 1.3 The inequalities (2) are called the consistency condition (CC)
of BDC.
Theorem 1.4 Let 0 ≤ mr ≤ dr, 0 ≤ mf ≤ df and 0 ≤ m
′
r ≤ d
′
r, 0 ≤ m
′
f ≤ d
′
f
so that CC is fulfilled for each of them.
1
a) We note d”r = min(dr, d
′
r), d
”
f = min(df , d
′
f ),m
”
r = d
”
r−max(dr−mr, d
′
r−m
′
r),
m”f = d
”
f −max(df −mf , d
′
f −m
′
f ). The next statements are equivalent:
a.i) ∀u, Sol
mr,dr,mf ,df
BDC (u) ∧ Sol
m
′
r,d
′
r,m
′
f ,d
′
f
BDC (u) 6= ∅
a.ii) d”r ≥ d
”
f −m
”
f , d
”
f ≥ d
”
r −m
”
r
and if one of them is satisfied, then we have
Sol
mr,dr,mf ,df
BDC ∧ Sol
m
′
r,d
′
r,m
′
f ,d
′
f
BDC = Sol
m”r,d
”
r,m
”
f ,d
”
f
BDC
b) We use the notations d”r = max(dr, d
′
r), d
”
f = max(df , d
′
f ), m
”
r = d
”
r −
min(dr−mr, d
′
r−m
′
r), m
”
f = d
”
f−min(df−mf , d
′
f−m
′
f). The inequalities
d”r ≥ d
”
f −m
”
f , d
”
f ≥ d
”
r −m
”
r are satisfied and
Sol
mr,dr,mf ,df
BDC ∨ Sol
m
′
r,d
′
r,m
′
f ,d
′
f
BDC ⊂ Sol
m”r,d
”
r,m
”
f ,d
”
f
BDC
The previous inclusion becomes equality if and only if
∀u, Sol
mr,dr,mf ,df
BDC (u) ∧ Sol
m
′
r,d
′
r,m
′
f ,d
′
f
BDC (u) 6= ∅
c) The next statements are equivalent:
c.i) Sol
mr,dr,mf ,df
BDC is deterministic
c.ii) The upper bounds and the lower bounds of the delays coincide:
dr = df −mf , df = dr −mr
c.iii) The memories are null
mr = mf = 0
c.iv) The bounded delay degenerates in a translation
∃d ≥ 0, Sol
mr,dr,mf ,df
BDC = Id (3)
d) The next statements are equivalent
d.i) Sol
mr,dr,mf ,df
BDC ⊂ Sol
m
′
r,d
′
r,m
′
f ,d
′
f
BDC
d.ii) d
′
r −m
′
r ≤ dr −mr ≤ df ≤ d
′
f , d
′
f −m
′
f ≤ df −mf ≤ dr ≤ d
′
r
e) Sol
mr,dr,mf ,df
BDC is time invariant
f) The next statements are equivalent
f.i) Sol
mr,dr,mf ,df
BDC is symmetrical
f.ii) dr = df ,mr = mf
g) Sol
mr+m
′
r,dr+d
′
r,mf+m
′
f ,df+d
′
f
BDC is a BDC and we have
Sol
m
′
r,d
′
r,m
′
f ,d
′
f
BDC ◦ Sol
mr,dr,mf ,df
BDC = Sol
mr+m
′
r,dr+d
′
r,mf+m
′
f ,df+d
′
f
BDC
2
2 Fixed and Inertial Delays
Definition 2.1 Let u, x ∈ S and d ≥ 0. The equation (see 1.4 (3))
x (t) = u(t− d)
is called the fixed delay condition (FDC). The delay defined by this equation
is also called pure, ideal or non-inertial. A delay different from FDC is called
inertial.
Corollary 2.2 FDC is deterministic, time invariant, constant and symmetri-
cal. The serial connection of the FDC’s coincides with the composition of the
translations:
Id ◦ Id′ = Id′ ◦ Id = Id+d′ , d ≥ 0, d
′ ≥ 0
Remark 2.3 At 2.1 inertia was defined to be the property of the DC’s of being
not ideal. In particular the non-deterministic DC’s, for example the non-trivial
BDC’s (i.e. the BDC’s with memory mr +mf ⋗ 0) are inertial.
3 Absolute Inertia
Definition 3.1 The property
x(t− 0) · x(t) ≤
⋂
ξ∈[t,t+δr]
x (ξ)
x(t− 0) · x(t) ≤
⋂
ξ∈[t,t+δf ]
x (ξ)
true for δr ≥ 0, δf ≥ 0 is called the absolute inertial condition (AIC), or the
non-zenoness condition. δr, δf are called inertial parameters. If it is fulfilled, we
say that the tuple (δr, δf , x) satisfies AIC. We also call AIC the set Sol
δr,δf
AIC ⊂ S
defined by
Sol
δr,δf
AIC = {x|(δr, δf , x) satisfies AIC}
Remark 3.2 AIC means that if x switches from 0 to 1, then it remains 1 at
least δr ≥ 0 time units + the dual property. To be remarked the trivial situation
δr = δf = 0.
Definition 3.3 Let i a DC satisfying ∀u, i(u)∧Sol
δr,δf
AIC 6= ∅. The DC i∧Sol
δr,δf
AIC
is called absolute inertial delay condition (AIDC). Sol
mr,dr,mf ,df
BDC ∧ Sol
δr,δf
AIC is
called bounded absolute inertial delay condition (BAIDC).
Theorem 3.4 The numbers 0 ≤ mr ≤ dr, 0 ≤ mf ≤ df with CC true and
δr ≥ 0, δf ≥ 0 are given. The next statements are equivalent:
a) ∀u, Sol
mr,dr,mf ,df
BDC (u) ∧ Sol
δr,δf
AIC 6= ∅
3
b) δr + δf ≤ mr +mf
Corollary 3.5 0 ≤ mr ≤ dr, 0 ≤ mf ≤ df , 0 ≤ m
′
r ≤ d
′
r, 0 ≤ m
′
f ≤ d
′
f
and δr ≥ 0, δf ≥ 0, δ
′
r ≥ 0, δ
′
f ≥ 0 satisfy dr ≥ df − mf , df ≥ dr − mr, d
′
r ≥
d
′
f−m
′
f , d
′
f ≥ d
′
r−m
′
r, δr+δf ≤ mr+mf , δ
′
r+δ
′
f ≤ m
′
r+m
′
f . In such conditions
Sol
mr,dr,mf ,df
BDC ∧Sol
δr,δf
AIC , Sol
m
′
r,d
′
r,m
′
f ,d
′
f
BDC ∧Sol
δ
′
r,δ
′
f
AIC , Sol
mr+m
′
r ,dr+d
′
r,mf+m
′
f ,df+d
′
f
BDC ∧
Sol
δ
′
rδ
′
f
AIC are BAIDC’s and the next property of the serial connection holds:
(Sol
m
′
r,d
′
r,m
′
f ,d
′
f
BDC ∧ Sol
δ
′
rδ
′
f
AIC) ◦ (Sol
mr,dr,mf ,df
BDC ∧ Sol
δr,δf
AIC ) ⊂
⊂ Sol
mr+m
′
r,dr+d
′
r,mf+m
′
f ,df+d
′
f
BDC ∧ Sol
δ
′
rδ
′
f
AIC
4 Relative Inertia
Definition 4.1 0 ≤ µr ≤ δr, 0 ≤ µf ≤ δf and u, x ∈ S are given. The property
x(t− 0) · x(t) ≤
⋂
ξ∈[t−δr,t−δr+µr ]
u (ξ)
x(t− 0) · x(t) ≤
⋂
ξ∈[t−δf ,t−δf+µf ]
u (ξ)
is called the relative inertial condition (RIC). µr, δr, µf , δf are called inertial
parameters. If it is fulfilled, we say that the tuple (u, µr, δr, µf , δf , x) satisfies
RIC. We also call RIC the function Sol
µr,δr,µf ,δf
RIC : S → P
∗(S) defined by
Sol
µr,δr ,µf ,δf
RIC (u) = {x|(u, µr, δr, µf , δf , x) satisfies RIC}
Theorem 4.2 Let 0 ≤ µr ≤ δr, 0 ≤ µf ≤ δf , u ∈ S and x ∈ Sol
µr,δr,µf ,δf
RIC (u)
arbitrary. If δr ≥ δf − µf , δf ≥ δr − µr then x ∈ Sol
δf−δr+µr ,δr−δf+µf
AIC .
Remark 4.3 RIC states that the inertial delays ’model the fact that the prac-
tical circuits will not respond (at the output) to two transitions (at the input)
which are very close together’ [1], [2]. Theorem 4.2 connecting AIC and RIC
makes use of the condition δr ≥ δf − µf , δf ≥ δr − µr that is very similar to
CC, but with a different meaning.
Definition 4.4 Let i a DC with ∀u, i (u)∧ Sol
µr,δr ,µf ,δf
RIC (u) 6= ∅. Then the DC
i ∧ Sol
µr ,δr,µf ,δf
RIC (see Theorem 4.4 c) in [12]) is called relative inertial delay
condition (RIDC). In particular Sol
mr,dr,mf ,df
BDC ∧Sol
µr,δr ,µf ,δf
RIC is called bounded
relative inertial delay condition (BRIDC).
Theorem 4.5 Let the numbers 0 ≤ mr ≤ dr, 0 ≤ mf ≤ df . The next condi-
tions are equivalent
4
a) ∀u, Sol
mr,dr,mf ,df
BDC (u) ∧ Sol
µr ,δr,µf ,δf
RIC (u) 6= ∅
b) One of the next conditions is true
b.i) df −mf ≤ δr ≤ dr ≤ δr−µr+mr, dr−mr ≤ δf ≤ df ≤ δf −µf +mf
b.ii) dr−mr+µr ≤ δr ≤ df−mf ≤ dr, df−mf+µf ≤ δf ≤ dr−mr ≤ df
b.iii) df−mf ≤ δr ≤ dr−mr+µr ≤ dr, dr−mr ≤ δf ≤ df−mf+µf ≤ df
b.iv) δr ≤ df−mf ≤ δr+mr−µr ≤ dr, δf ≤ dr−mr ≤ δf+mf−µf ≤ df
Remark 4.6 The equivalent conditions from Theorem 4.5 are of consistency of
BRIDC, they are stronger than CC (of BDC) and weaker than (see the hypoth-
esis δr ≥ δf − µf , δf ≥ δr − µr from Theorem 4.2)
df −mf ≤ δf − µf ≤ δr ≤ dr
dr −mr ≤ δr − µr ≤ δf ≤ df
Theorem 4.7 Let 0 ≤ mr ≤ dr, 0 ≤ mf ≤ df so that CC is fulfilled and u ∈ S
arbitrary. The next statements are equivalent:
a) x ∈ Sol
mr,dr,mf ,df
BDC (u) ∧ Sol
mr,dr,mf ,df
RIC (u)
b)
x(t− 0) · x(t) = x(t− 0) ·
⋂
ξ∈[t−dr,t−dr+mr]
u (ξ)
x(t− 0) · x(t) = x(t− 0) ·
⋂
ξ∈[t−df ,t−df+mf ]
u (ξ)
Theorem 4.8 Any of the previous equivalent conditions defines a determinis-
tic, time invariant, constant DC.
Remark 4.9 The deterministic situation 4.7 of BRIDC has as special case
Id, happening when mr = mf = 0, dr = df = d. On the other hand the
serial connection of the BRIDC’s is not a BRIDC. We also mention the possi-
bility of replacing the functions
⋂
ξ∈[t−dr,t−dr+mr]
u (ξ) ,
⋃
ξ∈[t−df ,t−df+mf ]
u (ξ) with
⋂
ξ∈[t−dr,t)
u (ξ) ,
⋃
ξ∈[t−df ,t)
u (ξ) in BDC, the functions
⋂
ξ∈[t,t+δr]
x (ξ) ,
⋂
ξ∈[t,t+δf ]
x (ξ)
with
⋂
ξ∈[t,t+δr)
x (ξ) ,
⋂
ξ∈[t,t+δf )
x (ξ) in AIC, the functions
⋂
ξ∈[t−δr ,t−δr+µr ]
u (ξ) and
⋂
ξ∈[t−δf ,t−δf+µf ]
u (ξ) with
⋂
ξ∈[t−δr,t)
u (ξ) ,
⋂
ξ∈[t−δf ,t)
u (ξ) in RIC etc. and some
variants of the previous definitions result. The last six functions are not sig-
nals.
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